


PAGE	TITLE
------	-------


PAGE	TITLE
01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRIII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRIII CHANNEL A
09	DDRIII CHANNEL B
10	RD980 HT-LINK I/F
11	RD980 PCIE I/F ,SWITCH
12	RD980 SYSTEM I/F
13	RD980 STRAPS ,SPMEM, POWER, GND
14	RTM880T-793
15	SB950 PCIE/PCI/CPU/LPC
16	SB950 ACPI/USB/GPIO/AUDIO
17	SB950 SATA/SPI/IDE/HWM
18	SB950 POWER & GND
19	PCI EXPRESS x16
20	PCI_E x1 SLOT 1,2,3
21	PCI SLOT 1, 2
22	IT8720 JX LPC IO ,Dual-BIOS ,TPM
23	COM, F_USB, R_USB, I_PWR
24	ALC889R CODEC
25	AUDIO JACK

[illegible]







L0\_CADIN\_L[0..15] < L0\_CADIN\_L[0..15] 10  
 L0\_CADIN\_H[0..15] < L0\_CADIN\_H[0..15] 10  
 L0\_CADOUT\_L[0..15] < L0\_CADOUT\_L[0..15] 10  
 L0\_CADOUT\_H[0..15] < L0\_CADOUT\_H[0..15] 10



CPU-SK/942AM3B/S/GF/[10SC1-A01942-01R\_10SC1-A01942-02R]



CPU\_VDD\_RUN = VCORE  
 CPU\_VDDA\_RUN = VDDA25  
 VLDT\_RUN = VCC12\_HT  
 CPU\_VDDIO\_SUS = DDR15V  
 CPU\_VDDR = CPU\_VDDR12



VLDT\_A = VCC12\_HT  
 VLDT\_B = HT12B

M2CPU  
AM3RM/SC/BL/MB/12KRC-04K812-31R\_12KRC-04K812-32R


GIGABYTE™

Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.3	
Date:	Wednesday, May 02, 2012	Sheet	4 of 36







**Layout: Place within 500mils of the CPU socket.**











U3A


## PART 1/5

## HYPERTRANSPORT IF


RX980/BGA692

L0\_CADIN\_L[0..15] <L0\_CADIN\_L[0..15] 4  
 L0\_CADIN\_H[0..15] <L0\_CADIN\_H[0..15] 4

L0\_CADOUT\_L[0..15] <L0\_CADOUT\_L[0..15] 4  
 L0\_CADOUT\_H[0..15] <L0\_CADOUT\_H[0..15] 4



NB\_HS[12SP2-SA0702-01R\_12SP2-SA0702-02R]




J8C

PART 3/5  
CLOCKS

## PM

## MISC.



## DFT\_GPIO5: STRAP\_DEBUG\_BUS\_GPIO\_ENABLEB

Enables the Test Debug Bus using GPIO.  
 1 : Disable ( Can still be enabled using nbcfg register access)  
 0 : Enable

## DFT\_GPIO[4:2]: STRAP\_PCIE\_GPP\_CFG[2:0]

These pin straps are used to configure PCI-E GPP mode.  
 GPIO4:3:2  
 000 : 4:2:4 B  
 001 : 4:1:1:4 C  
 010 : 1:1:1:1:1:4 L (Hardware Default)  
 011 : 2:1:1:1:1:4 E  
 100 : 2:2:1:1:4 K  
 101 : 2:2:2:4 C2  
 110: Hardware default (mode L) or EEPROM  
 111: Hardware default (mode L) or EEPROM  
 101 : 01100  
 111 : 01011

## DFT\_GPIO1: LOAD\_EEPROM\_STRAPS

Selects Loading of STRAPS from EPROM  
 1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

## DFT\_GPIO0: STRAP\_DEBUG\_BUS\_PCIE\_ENABLEB

Enables the Test Debug Bus using PCIE bus  
 1 : Disable ( Can still be enabled using nbcfg register access )  
 0 : Enable

GIGABYTE™

Title RS780 HT-LINK V/F

Size Custom Document Number GA-970A-D3 Rev 1.3

Date: Wednesday, May 02, 2012 Sheet 10 of 36



U3B

PART 2/5

EXP A\_RXP15 N6  
EXP A\_RXN15 N5  
EXP A\_RXP14 M5  
EXP A\_RXN14 M4  
EXP A\_RXP13 L6  
EXP A\_RXN13 L5  
EXP A\_RXP12 K5  
EXP A\_RXN12 K4  
EXP A\_RXP11 J6  
EXP A\_RXN11 J5  
EXP A\_RXP10 H5  
EXP A\_RXN10 H4  
EXP A\_RXP9 G6  
EXP A\_RXN9 G5  
EXP A\_RXP8 F5  
EXP A\_RXN8 F4  
EXP A\_RXP7 D2  
EXP A\_RXN7 D1  
EXP A\_RXP6 B5  
EXP A\_RXN6 B4  
EXP A\_RXP5 C6  
EXP A\_RXN5 E6  
EXP A\_RXP4 E7  
EXP A\_RXN4 F7  
EXP A\_RXP3 E8  
EXP A\_RXN3 E8  
EXP A\_RXP2 E9  
EXP A\_RXN2 F9  
EXP A\_RXP1 D10  
EXP A\_RXN1 E10  
EXP A\_RXP0 E11  
EXP A\_RXN0 F11

GPP1\_RX15P  
GPP1\_RX15N  
GPP1\_RX14P  
GPP1\_RX14N  
GPP1\_RX13P  
GPP1\_RX13N  
GPP1\_RX12P  
GPP1\_RX12N  
GPP1\_RX11P  
GPP1\_RX11N  
GPP1\_RX10P  
GPP1\_RX10N  
GPP1\_RX9P  
GPP1\_RX9N  
GPP1\_RX8P  
GPP1\_RX8N  
GPP1\_RX7P  
GPP1\_RX7N  
GPP1\_RX6P  
GPP1\_RX6N  
GPP1\_RX5P  
GPP1\_RX5N  
GPP1\_RX4P  
GPP1\_RX4N  
GPP1\_RX3P  
GPP1\_RX3N  
GPP1\_RX2P  
GPP1\_RX2N  
GPP1\_RX1P  
GPP1\_RX1N  
GPP1\_RX0P  
GPP1\_RX0N

PCIE GPP1

GPP2\_TX15P  
GPP2\_TX15N  
GPP2\_TX14P  
GPP2\_TX14N  
GPP2\_TX13P  
GPP2\_TX13N  
GPP2\_TX12P  
GPP2\_TX12N  
GPP2\_TX11P  
GPP2\_TX11N  
GPP2\_TX10P  
GPP2\_TX10N  
GPP2\_TX9P  
GPP2\_TX9N  
GPP2\_TX8P  
GPP2\_TX8N  
GPP2\_TX7P  
GPP2\_TX7N  
GPP2\_TX6P  
GPP2\_TX6N  
GPP2\_TX5P  
GPP2\_TX5N  
GPP2\_TX4P  
GPP2\_TX4N  
GPP2\_TX3P  
GPP2\_TX3N  
GPP2\_TX2P  
GPP2\_TX2N  
GPP2\_TX1P  
GPP2\_TX1N  
GPP2\_TX0P  
GPP2\_TX0N

N3  
M2  
M1  
L3  
L2  
K2  
K1  
J3  
J2  
H2  
H1  
G3  
G2  
F2  
F1  
E3  
E2  
A4  
B4  
A6  
B6  
C7  
A8  
B8  
C9  
A10  
B10  
C11

EXP A\_TXP15  
EXP A\_TXN15  
EXP A\_TXP14  
EXP A\_TXN14  
EXP A\_TXP13  
EXP A\_TXN13  
EXP A\_TXP12  
EXP A\_TXN12  
EXP A\_TXP11  
EXP A\_TXN11  
EXP A\_TXP10  
EXP A\_TXN10  
EXP A\_TXP9  
EXP A\_TXN9  
EXP A\_TXP8  
EXP A\_TXN8  
EXP A\_TXP7  
EXP A\_TXN7  
EXP A\_TXP6  
EXP A\_TXN6  
EXP A\_TXP5  
EXP A\_TXN5  
EXP A\_TXP4  
EXP A\_TXN4  
EXP A\_TXP3  
EXP A\_TXN3  
EXP A\_TXP2  
EXP A\_TXN2  
EXP A\_TXP1  
EXP A\_TXN1  
EXP A\_TXP0  
EXP A\_TXN0

AC9  
AD9  
AE8  
AC7  
AD7  
AD6  
AE6  
AF5  
AG5  
AF2  
AD2  
AD1  
AB5  
AB4  
AA6  
AA5  
Y5  
Y4  
W6  
W5  
V5  
V4  
U6  
U5  
T5  
T4  
R6  
R5  
P5  
P4

GPP2\_RX15P  
GPP2\_RX15N  
GPP2\_RX14P  
GPP2\_RX14N  
GPP2\_RX13P  
GPP2\_RX13N  
GPP2\_RX12P  
GPP2\_RX12N  
GPP2\_RX11P  
GPP2\_RX11N  
GPP2\_RX10P  
GPP2\_RX10N  
GPP2\_RX9P  
GPP2\_RX9N  
GPP2\_RX8P  
GPP2\_RX8N  
GPP2\_RX7P  
GPP2\_RX7N  
GPP2\_RX6P  
GPP2\_RX6N  
GPP2\_RX5P  
GPP2\_RX5N  
GPP2\_RX4P  
GPP2\_RX4N  
GPP2\_RX3P  
GPP2\_RX3N  
GPP2\_RX2P  
GPP2\_RX2N  
GPP2\_RX1P  
GPP2\_RX1N  
GPP2\_RX0P  
GPP2\_RX0N

PCIE GPP2

GPP3\_RX9P  
GPP3\_RX9N  
GPP3\_RX8P  
GPP3\_RX8N  
GPP3\_RX7P  
GPP3\_RX7N  
GPP3\_RX6P  
GPP3\_RX6N  
GPP3\_RX5P  
GPP3\_RX5N  
GPP3\_RX4P  
GPP3\_RX4N  
GPP3\_RX3P  
GPP3\_RX3N  
GPP3\_RX2P  
GPP3\_RX2N  
GPP3\_RX1P  
GPP3\_RX1N  
GPP3\_RX0P  
GPP3\_RX0N

AF9  
AG9  
AG8  
AH8  
AF7  
AG7  
AG6  
AH6  
AG4  
AH4  
AE3  
AE2  
AC3  
AC2  
AB2  
AB1  
AA3  
AA2  
Y2  
Y1  
W3  
W2  
V2  
V1  
U3  
U2  
T2  
T1  
R3  
R2  
P2  
P1

EXP A\_TXP0..15  
EXP A\_TXN0..15  
EXP A\_RXP0..15  
EXP A\_RXN0..15

AD11  
AC11  
AE12  
AD12  
AD13  
AC13  
AE14  
AD14  
AD15  
AC15  
AE16  
AD16  
AD17  
AC17  
AE18  
AD18  
AD19  
AC19  
AH20  
AG20

GPP3\_RX9P  
GPP3\_RX9N  
GPP3\_RX8P  
GPP3\_RX8N  
GPP3\_RX7P  
GPP3\_RX7N  
GPP3\_RX6P  
GPP3\_RX6N  
GPP3\_RX5P  
GPP3\_RX5N  
GPP3\_RX4P  
GPP3\_RX4N  
GPP3\_RX3P  
GPP3\_RX3N  
GPP3\_RX2P  
GPP3\_RX2N  
GPP3\_RX1P  
GPP3\_RX1N  
GPP3\_RX0P  
GPP3\_RX0N

PCIE GPP3

GPP3\_TX9P  
GPP3\_TX9N  
GPP3\_TX8P  
GPP3\_TX8N  
GPP3\_TX7P  
GPP3\_TX7N  
GPP3\_TX6P  
GPP3\_TX6N  
GPP3\_TX5P  
GPP3\_TX5N  
GPP3\_TX4P  
GPP3\_TX4N  
GPP3\_TX3P  
GPP3\_TX3N  
GPP3\_TX2P  
GPP3\_TX2N  
GPP3\_TX1P  
GPP3\_TX1N  
GPP3\_TX0P  
GPP3\_TX0N

AH10  
AG10  
AG11  
AE15  
AH12  
AG12  
AG13  
AE13  
AH14  
AG14  
AG15  
AG16  
AH15  
AG16  
AG17  
AG18  
AG19  
AF19

PCI E slot TX need CAP close to slot side

GPP TX5P C NC4  
GPP TX5N C NC3  
GPP TX4P C NC6  
GPP TX4N C NC5  
GPP TX2P C NC10  
GPP TX2N C NC9  
GPP TX1P C NC20  
GPP TX1N C NC19  
GPP TX0P C NC2  
GPP TX0N C NC1

0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK

PCIE5\_OP  
PCIE5\_ON  
ML\_ON  
ML\_ON  
PCIE2\_OP  
PCIE2\_ON  
PCIE1\_OP  
PCIE1\_ON  
USB3\_OP  
USB3\_ON

AC21  
AD21  
AE22  
AF25  
AG25  
AG26  
AH26

SB\_RX3P  
SB\_RX3N  
SB\_RX2P  
SB\_RX2N  
SB\_RX1P  
SB\_RX1N  
SB\_RX0P  
SB\_RX0N

PCIE ALINK

SB\_TX3P  
SB\_TX3N  
SB\_TX2P  
SB\_TX2N  
SB\_TX1P  
SB\_TX1N  
SB\_TX0P  
SB\_TX0N

AG22  
AH22  
AF21  
AG21  
AF23  
AG23  
AG24  
AH24

A\_TX3P C  
A\_TX3N C  
A\_TX2P C  
A\_TX2N C  
A\_TX1P C  
A\_TX1N C  
A\_TX0P C  
A\_TX0N C

NC11  
NC12  
NC14  
NC13  
NC15  
NC16  
NC18  
NC17

0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK  
0.1u/4X7R/16VK

A\_TX3P  
A\_TX3N  
A\_TX2P  
A\_TX2N  
A\_TX1P  
A\_TX1N  
A\_TX0P  
A\_TX0N

PLACE THESE CAP CLOSE TO NB.




RX980/BGA692

GIGABYTE™

Title  
RS780 PCIE I/F ,SwitchSize  
Custom Document Number  
GA-970A-D3Rev  
1.3

Date: Wednesday, May 02, 2012 Sheet 11 of 36



NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	


\* the GFX\_REFCLK input is required for all cases

1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE

2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE

3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN


Place R800/801 less than 500 mils away from U800  
R851 less than 100 mils away from R800/801  
route CPU clock as 100ohm differential pair




GIGABYTE™

Title  
**RTM880N-793**Size  
Custom  
Document Number  
**GA-970A-D3**  
Rev  
**1.3**


Date: Wednesday, May 02, 2012 Sheet 13 of 36



























IT8720GB Power On Strapping Options

Symbol	value	Description
JP1		
Pin 69		
JP2	VIDO_EN	1 Disable VID output pins
Pin 25		0 Enable VID output pins
JP3	Flashseg1_EN	1 Disabled.
Pin 27		0 Flash I/F Address Segment 1 is enabled
JP4	K8PWR_EN	1 K8 power sequence disabled
Pin 29		0 K8 power sequence enabled
JP3 & JP5	FAN_CTL_SEL	11 Half Run Default value of EC Index 15h/16h/17h is 40
Pin 27 & Pin 77		10 No Run Default value of EC Index 15h/16h/17h is 7F
		01 Full Run Default value of EC Index 15h/16h/17h is 00h
		00 75% Run Default value of EC Index 15h/16h/17h is 20h
JP5	WDT_EN	1 Disable WDT to rest PWROK
Pin 77		0 Enable WDT to rest PWROK
JP6	SVID_EN	1 Disable SVID Function
Pin 60		0 Enable SVID Function
JP7	Dual_BIOS_EN	1 Enable Dual BIOS Function for GigaByte Only
Pin 97		0 Disable Dual BIOS Function for GigaByte Only





GIGABYTE™



ITE 8720 JX LPC IO ,Dual-BIOS ,TPM

Size Custom GA-970A-D3 Rev 1.3




Date: Wednesday, May 02, 2012 Sheet 21 of 36



## FRONT SIDE USB1



## REAR USB





GIGABYTE™






Title COM/LPT/F\_USB/I\_PWR

Size	Document Number	Rev
Custom	GA-970A-D3	1.3
Date:	Wednesday, May 02, 2012	Sheet 22 of 36






	ALC892R	ALC889	ALC889A
CR16	X	X	O
CR24	X	X	O
CR25	X	O	O
CBC42	10uF/X5R	X	X
CR2	20K/1%	20K/1%	20K/0.1%
CR9	O	O	X
CR10	X	X	O
CBC10/CBC11/CBC12/ CBC13/CBC44/CBC45	4.7uF /X5R	10uF /X5R	4.7uF /X5R
CR4/CR8/CR18/CR23/ CR11/CR12/CR27/CR29/ CR49/CR50/CR43/CR44/ CR45/CR48/CR59/CR60	75 ohm	66 ohm or lower	75 ohm







For Audio precision test

A3R7/13P/B/[11NR6-403006-01\_11NR6-403006-02]  
3R7\*15P/[11NR6-403004-11]A3R7/13P/0BG/[11NR6-403006-71]  
3R7\*15P/[11NR6-403004-31]LINE OUT  
FRONT OUT


## LINE-IN




## MIC




## SURROUND



## CEN/LFE



## SURR BACK














GIGABYTE™


Title  
AUDIO JACKSize Document Number  
Custom GA-970A-D3Rev  
1.3

Date: Wednesday, May 02, 2012 Sheet 24 of 36











**GIGABYTE**Title **POWER SEQUENCE ,VCC18 ,EUP**Size Custom Document Number **GA-970A-D3** Rev **1.3**









Date: Wednesday, May 02, 2012 Sheet 28 of 36




# Patch AMD Validation VDDA25 & VCC12\_HT power sequence










Title			
EJ168			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.3	
Date:	Wednesday, May 02, 2012	Sheet	32 of 36





## PCIE-1G LAN

要用1% 的電阻,trace不能太長,建議在200 mil以內



## USB\_LAN CONNECTOR

P35-152-19W





## USB\_LAN

RTL8101E:LR38/LC5/LR43/LC6-->0

RTL8111C:LC6--&gt;0



RTL8102E:LC5/LC6--&gt;0



```
RTL8101E :L1+L10-->AVDD18+0.1U(BIOS DISABLE MDI-X FUNCTION
```

1G :USB+LAN/1G/GO,Y/OS/RA/D/1

100M:USB+LAN/100/GO,Y/OS/RA/D/1

**GIGABYTE™**

Title	<b>REALTK RTL8111C</b>
-------	------------------------

Size	Document Number	Rev
Custom	<b>GA-970A-D3</b>	<b>1.3</b>